

IN THE CLAIMS

Presented below is a complete listing of claims in the revised format
set forth by the Office on 01/31/03.

1 ~~Sub~~ 1. (Currently amended) A method, comprising:
2 ~~C1~~ providing a first resistor with a first end and a second end, said
3 first end coupled to a switch and said second end coupled to
4 a data bus wire at a near end of a data bus;
5 controlling said switch with a detach control signal sent from a far
6 end of said data bus to cause an apparatus containing said
7 first resistor and said switch to enter a logically detached
8 state; and
9 switching a biasing voltage from said resistor utilizing said switch.

2. (Cancelled)

1 3. (Original) The method of claim 1, wherein said first resistor
2 is configured as a pull-up resistor.

1 4. (Original) The method of claim 3, further comprising
2 detecting said switching of said biasing voltage.

1 5. (Original) The method of claim 4, further comprising
2 determining a logically detached state responsive to said detecting.

1 6. (Original) The method of claim 1, wherein said detach
2 control signal is responsive to a wake-up signal.

1 7. (Original) The method of claim 6, wherein said detach
2 control signal is asserted when said wake-up signal is de-asserted.

1 8. (Currently amended) An apparatus, comprising:
2 a first resistor with a first end and a second end;
3 a switch coupled to said first end of said first resistor and to a bias
4 voltage;
5 a detach control signal wire of a data bus coupled to said switch at
6 a near end of said data bus, to receive a detach control
7 signal sent from a far end of said data bus to cause said
8 apparatus to enter a logically detached state; and
9 a data bus wire of said data bus coupled to said second end of said
10 first resistor.

1 9. (Previously amended) The apparatus of claim 8, wherein
2 said switch may apply said bias voltage to said first end of said first
3 resistor responsively to said detach control signal on said detach control
4 signal wire.

1 10. (Original) The apparatus of claim 9, wherein said detach
2 control signal is generated responsively to a wake-up signal.

1 11. (Previously amended) The apparatus of claim 8, wherein
2 said data bus carries universal serial bus data.

C1
1 12. (Previously amended) The apparatus of claim 8, wherein
2 said data bus carries IEEE-1394 bus data.

D
1 13. (Original) The apparatus of claim 8, further comprising a
2 second resistor with a first end and a second end, said first end coupled
3 to said data bus wire.

1 14. (Previously amended) The apparatus of claim 13, wherein
2 said second end of said second resistor is coupled to signal ground.

1 15. (Previously amended) An apparatus, comprising:
2 means for providing a first resistor with a first end and a second
3 end, said first end coupled to a switch and said second end
4 coupled to a data bus wire at a near end of a data bus;
5 means for controlling said switch with a detach control signal sent
6 from a far end of said data bus to cause said apparatus to
7 enter a logically detached state; and
8 means for switching a biasing voltage from said resistor utilizing
9 said switch.

~~16. (Cancelled)~~

1 17. (Previously amended) The apparatus of claim 15, further
2 comprising
3, means for detecting said switching of said biasing voltage.

1 18. (Previously amended) The apparatus of claim 15, wherein
2 said detach control signal is responsive to a wake-up signal.

1 19. (Previously added) A system, comprising:
2 a data bus with a near end and a far end;
3 a first circuit, coupled to said near end, including a first resistor
4 with a first end and a second end, a switch coupled to said first end of
5 said first resistor and to a bias voltage, a data bus wire of said data bus
6 coupled to said second end of said first resistor, a detach control signal
7 wire of said data bus coupled to said switch to receive a detach control
8 signal; and
9 a second circuit, coupled to said far end, to send said detach
0 control signal to cause said first circuit to enter a logically detached
1 state.

1 20. (Previously added) The system of claim 19, wherein said
2 switch may apply said bias voltage to said first end of said first resistor
3 responsive to said detach control signal.

1 21. (Previously added) The system of claim 20, wherein said
2 detach control signal is sent in response to a wake-up signal.

Assignee: Intel Corporation

BD
1 22. (Previously added) The system of claim 21, wherein said
2 wake-up signal is sent by said first circuit.